Ulster University Logo

Ulster Institutional Repository

20-GFLOPS QR processor on a Xilinx Virtex-E FPGA

Biomedical Sciences Research Institute Computer Science Research Institute Environmental Sciences Research Institute Nanotechnology & Advanced Materials Research Institute

Walke, R, Smith, R and Lightbody, G (2003) 20-GFLOPS QR processor on a Xilinx Virtex-E FPGA. In: SPIE Advanced Signal Processing Algorithms, Architectures, and Implementations, San Diego, CA, USA. SPIE--The International Society for Optical Engineering. Vol 4116 11 pp. [Conference contribution]

[img]HTML - Accepted Version
25Kb
[img]
Preview
PDF - Published Version
165Kb

URL: http://dx.doi.org/10.1117/12.406508

DOI: doi:10.1117/12.406508

Abstract

Adaptive beamforming can play an important role in sensor array systems in countering directional interference. In highsample rate systems, such as radar and comms, the calculation of adaptive weights is a very computational task that requires highly parallel solutions. For systems where low power consumption and volume are important the only viable implementation is as an Application Specific Integrated Circuit (ASIC). However, the rapid advancement of Field Programmable GateArray (FPGA) technology is enabling highly credible re-programmable solutions. In this paper we present the implementation of a scalable linear array processor for weight calculation using QR decomposition. We employ floating-point arithmetic with mantissa size optimised to the target application to minimise component size, and implement them as relationally placed macros (RPMs) on Xilinx Virtex FPGAs to achieve predictable dense layout and high-speed operation. We present results that show that 20GFLOPS of sustained computation on a single XCV3200E-8 Virtex-E FPGA is possible. We also describe the parameterised implementation of the floating-point operators and QR-processor, and the design methodology that enables us to rapidly generate complex FPGA implementations using the industry standard hardware description language VHDL.

Item Type:Conference contribution (Paper)
Keywords:FPGA, DSP, QR, array processor, Radar, Smart Antenna, Adaptive Beamforming
Faculties and Schools:Faculty of Computing & Engineering
Faculty of Computing & Engineering > School of Computing and Mathematics
ID Code:12267
Deposited By:Dr Gaye Lightbody
Deposited On:04 Apr 2012 11:20
Last Modified:04 Apr 2012 11:20

Repository Staff Only: item control page